Electromigration Modeling at Circuit Layout Level

Electromigration Modeling at Circuit Layout Level

2013 | 112 Pages | ISBN: 9814451207 | PDF | 5 MB

Integrated circuit (IC) reliability is of increasing concern in present-day IC technology where the interconnect failures significantly increases the failure rate for ICs with decreasing interconnect dimension and increasing number of interconnect levels. Electromigration (EM) of interconnects has now become the dominant failure mechanism that determines the circuit reliability. This brief addresses the readers to the necessity of 3D real circuit modelling in order to evaluate the EM of interconnect system in ICs, and how they can create such models for their own applications. A 3-dimensional (3D) electro-thermo-structural model as opposed to the conventional current density based 2-dimensional (2D) models is presented at circuit-layout level.



[Fast Download] Electromigration Modeling at Circuit Layout Level

Related eBooks:
Optimization in Electrical Engineering
Integrated High-Vin Multi-MHz Converters
Introduction to Microsystem Design
Unified Signal Theory
Multiprocessor Systems on Chip: Design Space Exploration
High-Level Verification: Methods and Tools for Verification of System-Level Designs
PiMetric: Monitoring using a Raspberry Pi
Symbolic Parallelization of Nested Loop Programs
Separation Logic for High-level Synthesis
AVR-RISC: Embedded Software selbst entwickeln
Photonic Polymer Systems
Engineer's Mini-Notebook: Magnet and Sensor Projects
Copyright Disclaimer:
This site does not store any files on its server. We only index and link to content provided by other sites. Please contact the content providers to delete copyright contents if any and email us, we'll remove relevant links or contents immediately.