Low Voltage, Low Power CMOS Current Conveyors

Low Voltage, Low Power CMOS Current Conveyors
Springer; 1 edition | July 31, 2003 | ISBN-10: 1402074867 | 226 pages | File type: PDF | 8.7 mb
Research in analog integrated circuits has recently gone in the direction of low-voltage (LV), low-power (LP) design, especially in the environment of portable systems where a low supply voltage, given by a single-cell battery, is used. These LV circuits have to show a reduced power consumption to maintain a longer battery lifetime as well. In this area, traditional voltage-mode techniques are going to be substituted by the current-mode approach, which has the recognized advantage to overcome the gain-bandwidth product limitation, typical of operational amplifiers. Then they do not require high voltage gains and have good performance in terms of speed, bandwidth and accuracy. Inside the current-mode architectures, the current-conveyor (CCII) can be considered the basic circuit block because all the active devices can be made of a suitable connection of one or two CCIIs. CCII is particularly attractive in portable systems, where LV LP constraints have to be taken into account. In fact, it suffers less from the limitation of low current utilisation, while showing full dynamic characteristics at reduced supplies (especially CMOS version) and good high frequency performance. Recent advances in integrated circuit technology have also highlighted the usefulness of CCII solutions in a large number of signal processing applications. In Low Voltage, Low Power CMOS Current Conveyors, the authors start by giving a brief history of the first and second generation CC.



[Fast Download] Low Voltage, Low Power CMOS Current Conveyors

Related eBooks:
Data and Goliath: The Hidden Battles to Collect Your Data and Control Your World
Electrical Engineering 101 - simpleNeasyBook
The Ultimate Solar Power Design Guide: Less Theory More Practice
Anywhere-Anytime Signals and Systems Laboratory: From MATLAB to Smartphones, Second Edition
HPE ASE - Server Solutions Architect V4 (HPE0-S54 and HPE0-S55)
Imaging and Manipulation of Adsorbates Using Dynamic Force Microscopy: Proceedings from the AtMol Co
Molecular Architectonics: The Third Stage of Single Molecule Electronics
Computers, Software Engineering, and Digital Devices
The Non-Equilibrium Green's Function Method for Nanoscale Device Simulation
Power Quality: VAR Compensation in Power Systems
Architectural and Operating System Support for Virtual Memory
Electrical Installation Calculations, 4th Edition
Copyright Disclaimer:
This site does not store any files on its server. We only index and link to content provided by other sites. Please contact the content providers to delete copyright contents if any and email us, we'll remove relevant links or contents immediately.