System-on-Chip Test Architectures: Nanometer Design for Testability



Laung-Terng Wang, Charles E. Stroud, Nur A. Touba, "System-on-Chip Test Architectures: Nanometer Design for Testability"
MK | 2007 | ISBN: 012373973X | 896 pages | File type: PDF | 10,1 mb

Modern electronics testing has a legacy of more than 40 years. The introduction of new technologies, especially nanometer technologies with 90nm or smaller geometry, has allowed the semiconductor industry to keep pace with the increased performance-capacity demands from consumers. As a result, semiconductor test costs have been growing steadily and typically amount to 40% of today's overall product cost.

This book is a comprehensive guide to new VLSI Testing and Design-for-Testability techniques that will allow students, researchers, DFT practitioners, and VLSI designers to master quickly System-on-Chip Test architectures, for test debug and diagnosis of digital, memory, and analog/mixed-signal designs.

KEY FEATURES
* Emphasizes VLSI Test principles and Design for Testability architectures, with numerous illustrations/examples.
* Most up-to-date coverage available, including Fault Tolerance, Low-Power Testing, Defect and Error Tolerance, Network-on-Chip (NOC) Testing, Software-Based Self-Testing, FPGA Testing, MEMS Testing, and System-In-Package (SIP) Testing, which are not yet available in any testing book.
* Covers the entire spectrum of VLSI testing and DFT architectures, from digital and analog, to memory circuits, and fault diagnosis and self-repair from digital to memory circuits.
* Discusses future nanotechnology test trends and challenges facing the nanometer design era; promising nanotechnology test techniques, including Quantum-Dots, Cellular Automata, Carbon-Nanotubes, and Hybrid Semiconductor/Nanowire/Molecular Computing.
* Practical problems at the end of each chapter for students.

Download links:

http://uploading.com/files/6f6b846b/012373973XTest.rar/

http://depositfiles.com/files/86pj0imnq

http://www.filesonic.com/file/26788437/012373973XTest.rar


[Fast Download] System-on-Chip Test Architectures: Nanometer Design for Testability


Ebooks related to "System-on-Chip Test Architectures: Nanometer Design for Testability" :
Parallel Power Electronics Filters in Three-Phase Four-Wire Systems: Principle, Control and Design
Thermal Transport in Strongly Correlated Rare-Earth Intermetallic Compounds
Signal Integrity: Applied Electromagnetics and Professional Practice
Romansy 13: Theory and Practice of Robots and Manipulators
Stretchable Bioelectronics for Medical Devices and Systems (Microsystems and Nanosystems)
Electronics and Circuit Analysis Using MATLAB
Programmer's Ultimate Security Desk Reference
Fundamentals of Microelectronics
PID Control: New Identification and Design Methods
Analog Interfacing to Embedded Microprocessor Systems, 2 Edition
Copyright Disclaimer:
This site does not store any files on its server. We only index and link to content provided by other sites. Please contact the content providers to delete copyright contents if any and email us, we'll remove relevant links or contents immediately.